



#12-

PTO-1449 (Modified)

U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO.
RA001C10

SERIAL NUMBER
09/514,872

DEC 0 7 2000

PATENT AND TRADEMARK OFFICE

FARMWALD ET AL.

OFFICE OF PETITIONS

INFORMATION DISCLOSURE
STATEMENT
BY APPLICANT

FILING DATE FEBRUARY 28, 2000 GROUP ART UNIT

U.S. PATENT DOCUMENTS

	EXAMINER CINITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
Jev?	Per 1997	4,663,735	05/05/87	Novak, et. al	,	1	
,,,	SA	5,684,753	11/04/97	Hashimoto, et al	_	1	
₽€	(helphis	4,322,635	03/30/8ŪZ	Redwine	_	1	
`	A	5,006,982	04/09/91	Ebersole et al.		1	
	ÐΧ	4,636,986	01/13/87	Pinkham		1	

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS	SLATION ES/NO

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

AA	Ikeda, Hiroaki et al., "100 MHz Serial Access Architecture for 4Md Field Memory," Symposium
	of VLSI Circuits, Digest of Technical Papers, pp. 11-12 (Jun. 1990)
	Takasugi, A. et al., "A DATA TRANSFER ARCHITECTURE FOR FAST MULTI-BIT
180 _	SERIAL ACCESS MODE DRAM", 11TH European Solid State Circuits Conference, Toulouse
7011 -	France pp. 161-165 (Sep. 1985)
4.5	Ray Pinkham et al., "A 128Kx8 70-MHz Multiport Video RAM with Auto Register Reload and
l Ma	8x4 WRITE Feature," IEEE Journal of Solid State Circuits, vol. 23, no. 3, pp. 1133-1139 (Oct.
001	1988)
ΔΛ	Graham, Andy et al., "Pipelined static RAM endows cache memories with 1-ns speed",
BA	Electronic Design pp. 157-170 (Dec. 1984)
10.	Robert J. Lodi et al., "Chip and System Characteristics of a 2048-Bit MNOS-BORAM LSI
1 /3/1	Circuit," IEEE International Solid-State Circuits Conference, (Feb. 1976)
- 01	
	Pinkham, Raymond, "A High Speed Dual Port Memory with Simultaneous Serial and Random
M	Mode Access for Video Applications," IEEE Journal of Solid-State Circuits, Vol. SC-19, No. 6,
7/1	pp. 999-1007 (Dec. 1984)
Ob	Ishimoto, S. et al., "A 256K Dual Port Memory," ISSCC Digest of Technical Papers, p. 38-39
an	(Feb. 1985)

EXAMINER Glenn Ahne	DATE CONSIDERED	1/12/2001

EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.





	PTO-1449 (Modified)	ATTY. DOCKET NO. RA001C10	SERIAL NUMBER 09/514,872
	S. DEPARTMENT OF COMMERCE TENT AND TRADEMARK OFFICE	APPLICANT(S) FARMWAI	LD ET AL.
DEC 0 5 2800 2	INFORMATION DISCLOSURE STATEMENT BY APPLICANT	FILING DATE FEBRUARY 28, 2000	GROUP ART UNIT
THE TRADER		U.S. PATENT DOCUMENTS	

EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUB CLASS	FILING DATE
ØM	4,979,145	12/18/90	Remington et al.			
MA	5,276,846	01/04/94	Aichelmann Jr., et. al		_	

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB CLASS		SLATION ES/NO
	•						
						:	

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

BA-	Tomoji Takada et al., "A Video Codec LSI for High-Definition TV Systems with One- Transistor DRAM Line Memories," IEEE Journal of Solid-State Circuits, Vol. 24, No. 6, pp. 1656-1659 (Dec. 1989)
MA	Amitai, Z., "Burst Mode Memories Improve Cache Design," WESCON/90 Conference Record, pp. 29-32 (Nov. 1990)
M	Robert J. Lodi et al., "MNOS-BORAM Memory Characteristics," IEEE Journal of Solid-State Circuits, vol. SC-11, No. 5, pp. 622-631 (Oct. 1976)

EXAMINER GLAN Auve DATE CONSIDERED 1/12/2001
--

EXAMINER: Initial citation if reference was considered. Draw line through citation if not in conformance to MPEP 609 and not considered. Include copy of this form with next communication to applicant.